aliased page
Under the 80386 paged memory implementation, a physical page in memory which is referenced by two or more sets of page directory/page table entries, thereby enabling different memory addresses to reference the same physical memory location. This technique is used to implement the 64KB wraparound feature for virtual 8086 mode, and for shared memory implementation.